PATENT

2133

IN THE UNITED STATES PATENT AND TRADEWARK OFFICE

licants:

Christopher H. Pham

Assignee:

Cisco Technology, Inc.

Title:

LINEAR ASSOCIATIVE MEMORY-BASED HARDWARE

ARCHITECTURE FOR FAULT TOLERANT ASIC/FPGA

WORKAROUND

Serial No.:

09/837,882

Filed:

April 18, 2001

Examiner:

Unassigned

Group Art Unit:

2133

Docket No.:

CIS0115US

Austin, Texas June 4, 2004

MAIL STOP AMENDMENT COMMISSIONER FOR PATENTS P. O. BOX 1450 ALEXANDRIA, VA 22313-1450 **RECEIVED**

JUN 1 0 2004

Technology Center 2100

INFORMATION DISCLOSURE STATEMENT UNDER 37 CFR § 1.97(b)

Dear Sir:

Pursuant to 37 CFR § 1.56, § 1.97 and § 1.98, the documents listed on the accompanying PTO Form-1449 are called to the attention of the Examiner for the above patent application. Copies of these documents are enclosed.

Citation of these documents shall not be construed as:

- 1. an admission that the documents are necessarily prior art with respect to the instant invention;
- 2. a representation that a search has been made; or
- 3. an admission that the information cited herein is, or is considered to be, material to patentability as defined in § 1.56(b).

EXPRESS MAIL NUMBER:

EV 304738815 US

Respectfully submitted,

Marc R. Ascolese

Attorney for Applicant(s)

Reg. No. 42,268

512-439-5085 (phone)

512-439-5099 (fax)